Brand: AMD | Category: CPUs
SKU: AMD-100000001306 | Part #: 100-000001306 | MPN: 100-000001306
Contact for Pricing — Request a Quote
The AMD EPYC 9645 is a 96-core, 192-thread server processor built on the fifth-generation Zen 5 microarchitecture, fabricated using TSMC's 4nm-class process node and packaged in AMD's 5th Gen EPYC 'Turin' platform. It operates within the SP5 socket ecosystem, maintaining drop-in compatibility with existing EPYC 9004-series motherboard infrastructure through firmware updates. The processor integrates twelve Zen 5 compute chiplets (CCDs), each housing eight cores, paired with a central I/O die that consolidates memory controllers, PCIe fabric, and security subsystems. With a configurable TDP envelope and support for AMD's ACPI-based power management, the 9645 balances peak computational throughput against data center power budgets with granular precision.
The Zen 5 core design brings significant IPC uplift over Zen 4 through a wider front-end, improved branch prediction, and an enlarged execution engine capable of handling larger AVX-512 vector workloads natively. The EPYC 9645 supports eight channels of DDR5 memory per socket with speeds up to DDR5-6400 in optimized configurations, delivering exceptional memory bandwidth for in-memory databases, large language model inference, and high-performance analytics. Each socket exposes 128 PCIe 5.0 lanes, enabling full saturation of high-throughput NVMe storage arrays, dual-port 400GbE network adapters, and multiple GPU or FPGA accelerators without lane contention.
For enterprise virtualization estates, the 96-core count of the EPYC 9645 represents a deliberate architectural decision: organizations using per-core licensed software such as Oracle Database, Microsoft SQL Server, or VMware vSphere can deploy significantly more compute capacity per licensed socket compared to higher-core-count alternatives, directly reducing total software expenditure. AMD Infinity Guard security features—including AMD Secure Encrypted Virtualization-Secure Nested Paging (SEV-SNP), AMD Transparent Secure Memory Encryption (TSME), and hardware-enforced memory encryption—provide confidential computing capabilities essential for regulated and multi-tenant workloads.
| Manufacturer | AMD |
| Product Family | EPYC 9005 Series (Turin) |
| Model | EPYC 9645 |
| Microarchitecture | Zen 5 |
| Process Node | TSMC 4nm-class (N4P) compute dies + 6nm I/O die |
| Total Cores | 96 |
| Total Threads | 192 |
| Base Clock Frequency | 3.0 GHz |
| Maximum Boost Clock | Up to 4.2 GHz |
| Total L3 Cache | 384 MB (32 MB per CCD x 12 CCDs) |
| L2 Cache | 1 MB per core (96 MB total) |
| Memory Type Supported | DDR5 ECC RDIMM / LRDIMM / 3DS RDIMM |
| Memory Channels | 8 per socket |
| Maximum Memory Speed | DDR5-6400 (with compatible DIMMs) |
| Maximum Memory Capacity | 6 TB per socket (using 128 GB LRDIMMs across 12 DIMM slots) |
| PCIe Version | PCIe 5.0 |
| PCIe Lanes (per socket) | 128 lanes |
| Socket | AMD SP5 (LGA-6096) |
| TDP | 320W (configurable cTDP range) |
| Multi-Socket Support | 1P and 2P |
| Instruction Set Extensions | x86-64, AVX-512, AVX-512 VNNI, SHA, AES-256 |
| Security Features | AMD SEV-SNP, AMD TSME, AMD Secure Boot, AMD Platform Security Processor (PSP) |
| Virtualization Support | AMD-V, AMD AVIC, up to 1008 concurrent encrypted VMs per socket (SEV-SNP) |
| Launch Generation | 2024 Q4 (5th Gen EPYC Turin) |
Available from Omnixon Global. Submit an RFQ and our team will confirm configuration and availability for your order.
| Brand | AMD |
| Category | CPUs |
| SKU | AMD-100000001306 |
| Part Number | 100-000001306 |
| Condition | New |
| Product Family | EPYC 9005 Series (Turin) |
| Model | EPYC 9645 |
| Microarchitecture | Zen 5 |
| Process Node | TSMC 4nm-class (N4P) compute dies + 6nm I/O die |
| Total Cores | 96 |
| Total Threads | 192 |
| Base Clock Frequency | 3.0 GHz |
| Maximum Boost Clock | Up to 4.2 GHz |
| Total L3 Cache | 384 MB (32 MB per CCD x 12 CCDs) |
| L2 Cache | 1 MB per core (96 MB total) |
| Memory Type Supported | DDR5 ECC RDIMM / LRDIMM / 3DS RDIMM |
| Memory Channels | 8 per socket |
| Maximum Memory Speed | DDR5-6400 (with compatible DIMMs) |
| Maximum Memory Capacity | 6 TB per socket (using 128 GB LRDIMMs across 12 DIMM slots) |
| PCIe Version | PCIe 5.0 |
| PCIe Lanes (per socket) | 128 lanes |
| Socket | AMD SP5 (LGA-6096) |
| TDP | 320W (configurable cTDP range) |
| Multi-Socket Support | 1P and 2P |
| Instruction Set Extensions | x86-64, AVX-512, AVX-512 VNNI, SHA, AES-256 |
| Security Features | AMD SEV-SNP, AMD TSME, AMD Secure Boot, AMD Platform Security Processor (PSP) |
| Virtualization Support | AMD-V, AMD AVIC, up to 1008 concurrent encrypted VMs per socket (SEV-SNP) |
| Launch Generation | 2024 Q4 (5th Gen EPYC Turin) |
The AMD EPYC 9645 (Turin, Zen 5, 96-core) is enterprise IT hardware deployed in production data centers, server rooms, and edge sites across the GCC and EMEA region.
The AMD EPYC 9645 (Turin, Zen 5, 96-core) is enterprise IT hardware deployed in production data centers, server rooms, and edge sites across the GCC and EMEA region.
The AMD EPYC 9645 (Turin, Zen 5, 96-core) is enterprise IT hardware deployed in production data centers, server rooms, and edge sites across the GCC and EMEA region.
Key specifications for the AMD EPYC 9645 (Turin, Zen 5, 96-core): new condition; manufacturer AMD; product family EPYC 9005 Series (Turin); model EPYC 9645; microarchitecture Zen 5; process node TSMC 4nm-class (N4P) compute dies + 6nm I/O die; total cores 96. Manufacturer part number 100-000001306. For the full datasheet with electrical, environmental, and compliance details, contact our pre-sales engineering team.
Key specifications for the AMD EPYC 9645 (Turin, Zen 5, 96-core): new condition; manufacturer AMD; product family EPYC 9005 Series (Turin); model EPYC 9645; microarchitecture Zen 5; process node TSMC 4nm-class (N4P) compute dies + 6nm I/O die; total cores 96. Manufacturer part number 100-000001306. For the full datasheet with electrical, environmental, and compliance details, contact our pre-sales engineering team.